|
Your search returned 35 records. Click on the hyperlinks to view further details of Titles.. |
Magazine Name : Ieee Journal Of Solid-State Circuits
|
Year : 2003 Volume number : 38 Issue: 12 |
A 40-Ghz-Bandwidth, 4-Bit, Time-Interleaved A/D Converter Using Photoconductive Sampling
(Article)
Subject:
Flash Converter
,
Analog-To-Digital (A/D) Conversion
,
Sample And Hold
Author:
Lalitkumar Y
Nathawad
Ryohei
Urata
Bruce A
Wooley
page:
2021
-
2030
A 69-Mw 10-Bit 80-Msample/S Pipelined Cmos Adc
(Article)
Subject:
Analog-To-Digital Conversion
,
Opamp Sharing Technique
,
Early Comparison Scheme With Constant Delay Circuit
Author:
Byung-Moo
Min
Peter
Kim
David M
Boisvert
page:
2031
-
2039
A 12-Bit 75-Ms/S Pipelined Adc Using Open-Loop Residue Amplification
(Article)
Subject:
Analog-To-Digital Conversion
,
Adaptive Systems
,
Parameter Estimation
Author:
Boris
Murmann
Bernhard E.
Boser
page:
2040
-
2050
A 1.5-V 14-Bit 100-Ms/S Self-Calibrated Dac
(Article)
Subject:
Calibration
,
Digital-To-Analog Converter (Dac)
,
Low Voltage
Author:
Yonghua
Cong
Randall L
Geiger
page:
2051
-
2060
A 114-Db 68-Mw Chopper-Stabilized Stereo Multibit Audio Adc In 5.62 Mmm
(Article)
Subject:
Feedforward
,
Chopping Technique
,
Delta-Sigma Modulation
Author:
Amiya
Chokhawala
Mark
Alexander
Dylan
Hester
page:
2061
-
2068
A Triple-Mode Continuous-Time Modulator With Switched-Capacitor Feedback Dac For A Gsm-Edge/Cdma2000/Umts Receiver
(Article)
Subject:
Mobile Communication
,
Telecommunication Receiver
,
Sigma-Delta Modulator
Author:
Robert H M Van
Veldhoven
page:
2069
-
2076
Impact Of Capacitor Dielectric Relaxation On A 14-Bit 70-Ms/S Pipeline Adc In 3-V Bicmos
(Article)
Subject:
Dielectric Relaxation
,
Switched-Capacitor Circuits
,
Pipelined Architecture
Author:
Alfio
Zanchi
Frank(Ching-Yuh)
Tsay
Loannis
Papantonopoulos
page:
2077
-
2086
Discrete-Time Parametric Amplification Based On A Three-Terminal Mos Varactor: Analysis And Experimental Result
(Article)
Subject:
Mos Varactor
,
Parametric Amplifier
,
Discrete-Time Amplification
Author:
Yannis
Tsividis
Sanjeev
Ranganathan
page:
2087
-
2093
A Cmos Multichannel 10-Gb/S Transeiver
(Article)
Subject:
Current-Mode Logic
,
Cmos Integrated Circuits
,
Phase Control
Author:
Hideki
Takauchi
Hirotaka
Tamura
Satoshi
Matsubara
page:
2094
-
2100
A Second-Order Semidigital Clock Recovery Circuit Based On Injection Locking
(Article)
Subject:
Clock And Data Recovery Circuit (Cdr)
,
High-Speed Transceivers
,
Phase Interpolation
Author:
Ramin
Farjad-Rad
M -J Edward
Lee
John H
Edmondson
page:
2101
-
2110
An 8-Gb/S Simultaneous Bidirectional Link With On-Die Waveform Capture
(Article)
Subject:
Cmos
,
Equalization
,
Self-Testing
Author:
Bryan
Casper
Aaron
Martin
Randy
Mooney
page:
2111
-
2120
Equalization And Clock Recovery For A 2.5-10-Gb/S 2-Pam/4-Pam Backplane Transceiver Cell
(Article)
Subject:
Adaptive Equalizers
,
Serial Links
,
Transceivers
Author:
Vladimir
Stojanovic
Jared L
Zerbe
Mark A
Horowitz
page:
2121
-
2130
Integrated Transversal Equalizers In High-Speed Fiber-Optic Systems
(Article)
Subject:
Dispersion
,
Equalization
,
Distributed Circuit
Author:
Hui
Wu
Ali
Hajimiri
Jeffrey A
Kash
page:
2131
-
2137
10-Gb/S Limiting Amplifier And Laser/ Modulator Driver In 0.18-Um Cmos Technology
(Article)
Subject:
Broadband Amplifiers
,
Inductive Peaking
,
Laser Drivers
Author:
Sherif
Galal
Behzad
Razavi
page:
2138
-
2146
A 0.18-Um Sige Bicmos Receiver And Transmitter Chipset For Sonet Oc-768 Transmission Systems
(Article)
Subject:
Clock And Data Recovery (Cdr)
,
Clock Multiplier
,
Phase Detector
Author:
Mounir
Meghelli
Alexander V
Rylyakov
Daniel
Friedman
page:
2147
-
2154
A 40-43-Gb/S Clock And Data Recovery Ic With Integrated Sfi-5 1:16 Demultiplexer In Sige Technology
(Article)
Subject:
Charge Pump
,
Clock And Data Recovery (Cdr)
,
Sonet
Author:
Adrian
Ong
Saied
Benyamin
Jason
Cancio
page:
2155
-
2168
40-43-Gb/S Oc-768 16:1 Mux/Cmu Chipset With Sfi-5 Compliance
(Article)
Subject:
Clock Multiplying Unit (Cmu)
,
Jitter Generation
,
Sonet
Author:
Hai
Tao
Derek K.
Shaeffer
Min
Xu
page:
2169
-
2180
A 40-Gb/S Clock And Data Recovery Circuit In 0.18-Um Cmos Technology
(Article)
Subject:
Injection Locking
,
Phase Detectors
,
Demultiplexers
Author:
Jri
Lee
Behzad
Razavi
page:
2181
-
2190
A 610-Mw Zero-Overhead Class-G Full-Rate Adsl Co Line Driver
(Article)
Subject:
Adsl
,
Line Driver
,
Central Office
Author:
Kenneth
Maclean
Marco
Corsi
Peter
Melsa
page:
2191
-
2200
A Cmos Line Driver For Adsl Central Office Applications
(Article)
Subject:
Active Termination
,
Adsl Co Line River
,
Offset Calibration
Author:
Ara
Bicakci
Chun-Sup
Kim
Sang-Soo
Lee
page:
2201
-
2208
A 5-Ghz Direct-Conversion Cmos Transceiver Utilizing Automatic Frequency Control For The Ieee 802.11a Wireless Lan Standard
(Article)
Subject:
Amplifier Linearization
,
Synthesizer
,
Direct Conversion
Author:
Arya R
Behzad
Seema Butala
Anand
Victor
Fong
page:
2209
-
2220
A Single-Chip Digitally Calibrated 5.15 -5.825 -Ghz 0.18-Um Cmos Transceiver For 802.11a Wireless Lan
(Article)
Subject:
Direct Conversion
,
System-On-A-Chip (Soc)
,
Wireless
Author:
Lason
Vassiliou
Kostis
Vavelidis
Theodore
Georgantas
page:
2221
-
2231
A 5-Ghz Direct-Conversion Cmos Transceiver
(Article)
Subject:
Cmos Transceiver
,
Wireless Local- Area Network (Wlan)
,
Orthogonal Frequency Division Multiplexing (Ofdm)
Author:
Pengfei
Zhang
Christopher
Lam
Siegfried
Hart
page:
2232
-
2238
A 1.5-V 45-Mw Direct-Conversion Wcdma Receiver Ic In 0.13-Um Cmos
(Article)
Subject:
Mobile Communications
,
Analog Rf-Cmos
,
Direct-Conversion Receiver
Author:
Gabriel
Brenna
David
Tschopp
Qiuting
Huang
page:
2239
-
2248
A Fully Integrated Zero-If Transceiver For Gsm-Gprs Quad-Band Application
(Article)
Subject:
Direct Conversion Receiver
,
Transceiver
,
Phase-Locked Loop (Pll)
Author:
Eric
Duvivier
Gianni
Puccio
Stefano
Cipriani
page:
2249
-
2257
An Experimental Coin-Sized Radio For Extremely Low-Power Wpan (Ieee 802.15.4) Application At 2.4 Ghz
(Article)
Subject:
Chip On Pcb
,
Digital Baseband
,
Low-Rate Wpan
Author:
Pilsoon
Choi
Hyung Chul
Park
Tae Wook
Kim
page:
2258
-
2268
Automatic Phase Alignment For A Fully Integrated Cartesian Feedback Power Amplifier System
(Article)
Subject:
Analog Multipliers
,
Cartesian Feedback
,
Power Amplifiers (Pas)
Author:
Joel L
Dawson
Thomas H
Lee
page:
2269
-
2279
A 136-Uw/Channel Autonomous Strain-Gauge Datalogger
(Article)
Subject:
Wireless Transceiver
,
Strain Measurements
,
Stress Measurement
Author:
Wim
Claes
Robert
Puers
Willy
Sansen
page:
2280
-
2287
A 500-Dpi Ac Capacitive Hybrid Flip-Chip Cmos Asic/Sensor Module For Fingerprint, Navigation, And Pointer Detection With On-Chip Data Processing
(Article)
Subject:
Mixed Analog-Digital Integrated Circuits
,
Intelligent Sensors
,
Hybrid Biometric System
Author:
Ovidiu
Vermesan
Knut H
Riisnaes
Mark
Bauge
page:
2288
-
2296
A Cmos Chip For Individual Cell Manipulation And Detection
(Article)
Subject:
Cmos
,
Integrated Sensors
,
Biological Cells
Author:
Gianni
Medoro
Luigi
Altomare
Marco
Tartagni
page:
2297
-
2305
A 128 X 128 Cmos Biosensor Array For Extracellular Recording Of Neural Activity
(Article)
Subject:
Biological Cells
,
Image Sensors
,
Nervous System
Author:
Martin
Jenker
Markus
Brenner
Kurt
Plehnert
page:
2306
-
2317
An Above Ic Mems Rf Switch
(Article)
Subject:
Radio Communication
,
Switches
,
Microelectromechanical Devices (Mems)
Author:
Daniel
Saias
Philippe
Robert
Samuel
Boret
page:
2318
-
2324
A 128 X 128 Pixel 120-Db Dynamic-Range Vision-Sensor Chip For Image Contrast And Orientation Extraction
(Article)
Subject:
Early Vision
,
Temporal Coding
,
Orientation Computation
Author:
Pascal
Heim
Francois
Kaess
Steve
Gyger
page:
2325
-
2333
Broadband Esd Protection Circuits In Cmos Technology
(Article)
Subject:
Broadband Amplifiers
,
T-Coils
,
Impedance Matching
Author:
Sherif
Galal
Behzad
Razavi
page:
2334
-
2340
A Fully Integrated 43.2-Gb/S Clock And Data Recovery And 1:4 Demux Ic In Lnp Hbt Technology
(Article)
Subject:
Clock And Data Recovery (Cdr)
,
Optical Communication Equipment
,
Phase-Looked Loop(Pll)
Author:
S
Nielsen
M G
Case
R
Thiagarajah
page:
2341
-
2346
|
|
| | |